您现在的位置:首页 >> 技术文章 >> FPGA技术 >> 内容

ISE 10.1 的ram仿真错误FATAL_ERROR:Simulator:Fuse.

时间:2015-2-19 20:21:31 点击:

  核心提示:MATLAB代做|MATLAB代写|MATLAB有偿编程 - MATLAB代做FPGA代做|FPGA代写|FPGA有偿编程 - FPGA代做QQ: 1224848052...

FATAL_ERROR:Simulator:Fuse.cpp:164:$Id: Fuse.cpp,v 1.35 2007/11/07 21:25:47
   sonals Exp $ - Failed to link the design   Process will terminate.

今天仿真本来好好的,不知道为啥又出现了错误,也就改了个延迟时间,,然后就出现如下错误:FATAL_ERROR:Simulator:Fuse.cpp:164:$Id: Fuse.cpp,v 1.35 2007/11/07 21:25:47
   sonals Exp $ - Failed to link the design   Process will terminate.

        百度了一下,解决方法如下:

This issue occurs when the ISim engine or compiler crashes. There are multiple causes for this issue, and most of them are addressed in the latest service pack (sp3) of 10.1. If after upgrading the software you still see this problem, you can try the following.

1) Clean up project files in Project Navigator.

2) Open the task manager and see if the executable file created by Fuse has not stopped from the previous run. By default, the executable is named <testbench>.exe or X.exe. If this .exe file is still running, please kill it and rerun the simulation in ISim.

3) Please open a web case with Xilinx Technical support and provide the test case so that Xilinx can find a fix or workaround for this problem.

       PS:我采用的是第二种方法。哎,这个ise啊~~说你什么好呢~~

作者:网络 来源:网络
  • 您是如何找到本站的?
  • 百度搜索
  • Google搜索
  • 查阅资料过程中
  • 论坛发现
  • 百度贴吧发现
  • 朋友介绍
本站最新成功开发工程项目案例
相关评论
发表我的评论
  • 大名:
  • 内容:
  • matlab代做|matlab专业代做|matlab淘宝代做(www.hslogic.com) © 2018 版权所有 All Rights Reserved.
  • Email:highspeed_logic@163.com 站长QQ: 1224848052

    专业代做/代写/承接、MATLAB、SIMULINK、FPGA项目、博士/硕士/本科毕业设计、课题设计、论文,毕业论文,Coursework、Eassy、Assignment